WHAT IS CLAIMED IS:

1	1 1. A semiconductor device, comprising:	
2	2 a group of capacitors located at least partially in an insulating layer	er, each capacitor
3	comprising a bottom electrode, a dielectric layer, and a top electrode,	
4	4 wherein at least part of the dielectric layer is located between the	bottom and top
5	electrodes,	
6	6 wherein the bottom electrode is formed in a cup-shaped opening,	the cup-shaped opening
7	being formed in the insulating layer, and	
8	8 wherein the dielectric layer and the top electrode are formed over	the bottom electrode in
9	9 the cup-shaped opening;	
10	a trench formed in the insulating layer, wherein the trench connec	ts between and crosses
11	each of the capacitors in the group, wherein the trench forms a recess in t	he bottom electrode
12	where the trench crosses the bottom electrode; and	
13	a conductive material formed in the trench, wherein the conductive	ve material electrically
14	connects the top electrodes of the capacitors in the group.	

- 1 2. The semiconductor device of claim 1, wherein the conductive material is formed from 2 material of the top electrode when the top electrode material is formed.
- The semiconductor device of claim 1, wherein the cup-shaped opening has a generally
 oval cross-section shape.
- 1 4. The semiconductor device of claim 1, wherein the cup-shaped opening has a round cross-2 section shape.

- 1 5. The semiconductor device of claim 1, wherein the cup-shaped opening has a generally rectangular cross-section shape.
- 1 6. The semiconductor device of claim 1, wherein the trench has a curved shape.
- 1 7. The semiconductor device of claim 1, wherein the trench has a generally rectangular
- 2 cross-section shape.
- 1 8. The semiconductor device of claim 1, wherein the trench has a generally rounded-bottom
- 2 cross-section shape.
- 1 9. The semiconductor device of claim 1, wherein the group of capacitors are storage
- 2 capacitors forming parts of embedded dynamic random access memory cells on a chip that also
- 3 includes a logic circuit region.

- 1 10. A method of fabricating a semiconductor device, comprising: 2 providing an intermediate structure having an insulating layer formed on top; 3 forming a group of cup-shaped openings in the insulating layer; 4 depositing a first conducting material over the structure such that the first conducting 5 material substantially coats the inside of the cup-shaped openings; 6 removing excess portions of the first conducting material from a top surface of the 7 structure: 8 forming a trench in the insulating layer, wherein the trench extends between the cup-9 shaped openings of the group and crosses each of the cup-shaped openings of the group, and 10 wherein the trench forms a recess in the first conducting material where the trench crosses the 11 cup-shaped openings; 12 depositing a dielectric material over the structure such that the dielectric material 13 substantially coats the inside of the trench and substantially coats exposed surfaces of the first 14 conducting material; 15 depositing a second conducting material over the structure such that the second 16 conducting material substantially coats the inside of the trench and substantially coats the 17 exposed surfaces of the dielectric material; and 18 removing excess portions of the second conducting material from a top surface of the 19 structure. 1 11. The method of claim 10, wherein the semiconductor device includes dynamic random
 - The method of claim 10, wherein the semiconductor device includes dynamic random access memory cells having storage capacitors formed at the cup-shaped openings.

- 1 12. The method of claim 10, wherein the semiconductor device includes a logic circuit region
- 2 and an embedded dynamic random access memory region, wherein the embedded dynamic
- 3 random access memory region includes storage capacitors formed at the cup-shaped openings.
- 1 13. The method of claim 10, wherein the cup-shaped opening has a generally oval cross-
- 2 section shape.
- 1 14. The method of claim 10, wherein the cup-shaped opening has a round cross-section
- 2 shape.
- 1 15. The method of claim 10, wherein the cup-shaped opening has a generally rectangular
- 2 cross-section shape.
- 1 16. The method of claim 10, wherein the trench has a curved shape.
- 1 17. The method of claim 10, wherein the trench has a generally rectangular cross-section
- 2 shape.
- 1 18. The method of claim 10, wherein the trench has a generally rounded-bottom cross-section
- 2 shape.

1	19. A semiconductor device, comprising:	
2	a group of capacitors located at least partially in an insulating layer, each capacitor	
3	comprising a first conductive material layer, a dielectric layer, and a second conductive material	
4	layer,	
5	wherein at least part of the dielectric layer is located between the first and second	
6	conductive material layers, and	
7	wherein the first conductive material layer coats an inside surface of a cup-shaped	
8	opening, the cup-shaped opening being formed in the insulating layer; and	
9	a trench formed in the insulating layer, wherein the trench extends between and crosses	
10	each of the capacitors in the group, wherein the trench forms a recess in the first conductive	
11	material layer where the trench crosses the first conductive material layer at the capacitors,	
12	wherein the dielectric layer and the second conductive material layer are formed over the	
13	first conductive material layer in the cup-shaped openings and over an inside surface of the	
14	trench, such that the second conductive material layer extends between the capacitors of the	
15	group via the trench, and such that the second conductive material layer forms top electrodes for	
16	the capacitors of the group.	